

(S)JM11_MS (ZH7) BLOCK DIAGRAM

PCB STACK UP 8L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT

XTAL
Y2
14.318MHZ

CLOCK
CK505 (QFN-64)
PG2

FAN & THERMAL
P3

POWER

SYSTEM 5V/3V
RT8206B P24

CPU Core
ISL6261A P25

DDR Power
RT8207A P26

VCCP 1.05V
RT8202A P27

1.5V
G9334/AO4466 P28

1.5V_S5
RT9025 P28

Discharge
P28

GFX
ISL6263A P29

CPU
Penryn SFF ULV DC/SC
Micro-FCBGA956/10W P3,4

NORTH BRIDGE
Cantiga SFF GS45
PG 5,6,7,8,9,10

SOUTH BRIDGE
ICH9-M SFF
PG 11,12,13,14

EC
Winbond WPCE775LA0D
P18

FLASH
2Mbytes
P18

TouchPAD
Connector
P21

DDR2-SODIMM
P15

DDR2-SODIMM
P16

2.5HDD
P20

On Board USB0
P20

MINI CARD 1
P19

MINI CARD 2
P19

CCD
P22

Blue Tooth
P21

On Board USB2
P21

On Board USB3
P21

Card Reader
Alcor AU6433
P21

800/1066 MHz FSB

LVDS

VGA

TMDS

DMI x 4

PCIE4

PCIE5

PCIE1

IHDA

LPC

8x16

SPI

PS/2

LED Panel
Connector
P22

CRT
Connector
P21

HDMI
Connector
P22

MINI CARD 1
Connector
P19

MINI CARD 2
Connector
P19

Connector
P21

GLAN
Atheros AR8131L

CODEC
Realtek ALC269X
P17

Line Out/MIC
Connector
P21

Speaker
Speaker Connector
P21

Digital MIC
LED Panel
Connector
P22

SIM CARD
Connector
P19

XTAL
Y2
25MHZ

Connector
P21

Speaker
Speaker Connector
P21

Digital MIC
LED Panel
Connector
P22

XTAL
Y4
32.768KHZ

Keyboard
Connector
P21

XTAL
Y1
12MHZ


XTAL
Y3
32.768KHZ

QUANTA COMPUTER


Title: **Schematic Block Diagram**

Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 1 of 31


Clock Generator (CLK)



REV: B change R183 & R184 to 27P



REV: B Change R161 to short pad



FSC	FSB	FSA	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT96 (MHz)	USB (MHz)
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1						
Reserved								

ITP EN	Pin 53/54
0	SRC 8/SRC 8#
1	ITP/ITP#

LCDCCLK SEL	Pin 20/21	Pin 24/25
0	DOT 96/DOT96#	LCDCCLK/LCDCCLK#
1	SRC 0/SRC 0#	27M/27M SS





CLKREQ#	MAPPING		Control
	0	1	
CR# A	SRC0	SRC2	SATA
CR# B	LCDCCLK	SRC4	LAN
CR# C	SRC0	SRC2	N/A
CR# D	LCDCCLK	SRC4	N/A
CR# E	SRC6	SRC6	MINI2
CR# F	SRC8	SRC8	N/A
CR# G	SRC9	SRC9	MINI1
CR# H	SRC10	SRC10	MCH

QUANTA COMPUTER


CLOCK GENERATOR CK505

Title		Rev 1A
Size	Document Number ZH7	
Date: Tuesday, June 16, 2009		Sheet 2 of 31


Penryn SFF - Host Bus (CPU)



CPU FAN CTRL(THM)



CPU Thermal Monitor(THM)



QUANTA COMPUTER


Penryn SFF (Host Bus)/FAN/Thermal

Rev 1A

Document Number ZH7

Tuesday, June 16, 2009 Sheet 3 of 31

Penryn SFF - Power (CPU)




QUANTA COMPUTER

Title: **Penryn SFF (Power)**


Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 4 of 31

Cantiga SFF - Host Bus (CLG)



Cantiga SFF - DDRII (CLG)



CANTIGASFF_1p0

CANTIGASFF_1p0

Cantiga SFF (DDRII)		
Title	Document Number	Rev
Date: Tuesday, June 16, 2009	ZH7	1A
Sheet	7 of 31	

Cantiga SFF - VCC/NCTF (CLG)

Vcc internal VGA 2.4A
(Shape or 140mils)

VCC 2200mA

+1.05V

AT41 VCC_1
AR41 VCC_2
AN41 VCC_3
AJ41 VCC_4
AH41 VCC_5
AD41 VCC_6
AG41 VCC_7
Y41 VCC_8
W41 VCC_9
AT40 VCC_10
AM40 VCC_11
AL40 VCC_12

AJ40 VCC_13
AH40 VCC_15
AG40 VCC_15
AE40 VCC_16
AD40 VCC_17
AC40 VCC_18
AA40 VCC_19
Y40 VCC_20
AN35 VCC_21
AM35 VCC_22
AJ35 VCC_23
AH35 VCC_24
AD35 VCC_25
AC35 VCC_26
W35 VCC_27
AM34 VCC_28
AL34 VCC_29
AJ34 VCC_30
AH34 VCC_31
AG34 VCC_32
AE34 VCC_33
AD34 VCC_34

AC34 VCC_35
AA34 VCC_36

Y34 VCC_37
W34 VCC_38
AM32 VCC_39
AL32 VCC_40
AJ32 VCC_41
AH32 VCC_42
AD32 VCC_43
AA32 VCC_44
AD32 VCC_45
AM31 VCC_46
AL31 VCC_47
AJ31 VCC_48
AH31 VCC_49
AM29 VCC_50
AL29 VCC_51
AJ28 VCC_52
AM27 VCC_53
AL27 VCC_54
AM25 VCC_55
AL25 VCC_56
AJ25 VCC_58
AM24 VCC_59
N36 VCC_60
N36 VCC_61

VCC CORE




POWER

VCC NCTF


VCC_NCTF_1 AT38
VCC_NCTF_2 AR38
VCC_NCTF_3 AN38
VCC_NCTF_4 AM38
VCC_NCTF_5 AL38
VCC_NCTF_6 AG38
VCC_NCTF_7 AE38
VCC_NCTF_8 Y38
VCC_NCTF_9 W38
VCC_NCTF_10 W38
VCC_NCTF_11 U38
VCC_NCTF_12 U38
VCC_NCTF_13 T38
VCC_NCTF_14 R38
VCC_NCTF_15 R38
VCC_NCTF_16 Q38
VCC_NCTF_17 P38
VCC_NCTF_18 O38
VCC_NCTF_19 N38
VCC_NCTF_20 M38
VCC_NCTF_21 L38
VCC_NCTF_22 K38
VCC_NCTF_23 J38
VCC_NCTF_24 I38
VCC_NCTF_25 H38
VCC_NCTF_26 G38
VCC_NCTF_27 F38
VCC_NCTF_28 E38
VCC_NCTF_29 D38
VCC_NCTF_30 C38
VCC_NCTF_31 B38
VCC_NCTF_32 A38
VCC_NCTF_33 Z38
VCC_NCTF_34 Y38
VCC_NCTF_35 X38
VCC_NCTF_36 W38
VCC_NCTF_37 V38
VCC_NCTF_38 U38

DDR2-667 2.6A
DDR2-800 3A
(Shape or 140mils)

+1.8VVSUS



VCC_AXG 770mA



Differential routing
[29] GFX_VCCSENSE
[29] GFX_VSSSENSE

1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +VGF_X_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest

U17G

BE36 VCC_SM_1
BE35 VCC_SM_2
AW34 VCC_SM_3
AW32 VCC_SM_4
BK30 VCC_SM_5
BH30 VCC_SM_6
BF30 VCC_SM_7
BD30 VCC_SM_8
BE33 VCC_SM_9
AW30 VCC_SM_10
BL29 VCC_SM_11
BA29 VCC_SM_12
BE29 VCC_SM_13
BC29 VCC_SM_14
BA29 VCC_SM_15
AY29 VCC_SM_16
BK28 VCC_SM_17
BH28 VCC_SM_18
BF28 VCC_SM_19
BD28 VCC_SM_20
BL27 VCC_SM_21
BG27 VCC_SM_22
BE27 VCC_SM_23
BC27 VCC_SM_24
BA27 VCC_SM_25
AY27 VCC_SM_26
AW26 VCC_SM_27
BE26 VCC_SM_28
BL19 VCC_SM_29
BB16 VCC_SM_30
BB16 VCC_SM_31
BB16 VCC_SM_32
BB16 VCC_SM_33

W32 VCC_AXG_1
AG31 VCC_AXG_2
AE31 VCC_AXG_3
AD31 VCC_AXG_4
AC31 VCC_AXG_5
AA31 VCC_AXG_6
Y31 VCC_AXG_7
W31 VCC_AXG_8
AH29 VCC_AXG_9
AG29 VCC_AXG_10
AE29 VCC_AXG_11
AD29 VCC_AXG_12
AC29 VCC_AXG_13
AA29 VCC_AXG_14
Y29 VCC_AXG_15
W29 VCC_AXG_16
T29 VCC_AXG_17
AH28 VCC_AXG_18
AG28 VCC_AXG_19
AE28 VCC_AXG_20
AD28 VCC_AXG_21
AC27 VCC_AXG_22
AE27 VCC_AXG_23
AD27 VCC_AXG_24
AC27 VCC_AXG_25
AE27 VCC_AXG_26
Y27 VCC_AXG_27
W27 VCC_AXG_28
AH25 VCC_AXG_29
AG25 VCC_AXG_30
AE25 VCC_AXG_31
AD25 VCC_AXG_32
AC25 VCC_AXG_33
W24 VCC_AXG_34
AH24 VCC_AXG_35
AG24 VCC_AXG_36
AE24 VCC_AXG_37
AD24 VCC_AXG_38
AC24 VCC_AXG_39
AA24 VCC_AXG_40
Y24 VCC_AXG_41
W24 VCC_AXG_42
AM22 VCC_AXG_43
AL22 VCC_AXG_44
AJ22 VCC_AXG_45
AH22 VCC_AXG_46
AG22 VCC_AXG_47
AE22 VCC_AXG_48
AD22 VCC_AXG_49
AC22 VCC_AXG_50
AA22 VCC_AXG_51
AM21 VCC_AXG_52
AL21 VCC_AXG_53
AJ21 VCC_AXG_54
AH21 VCC_AXG_55
AG21 VCC_AXG_56
AE21 VCC_AXG_57
AD21 VCC_AXG_58
AC21 VCC_AXG_59
AA21 VCC_AXG_60
Y21 VCC_AXG_61
W21 VCC_AXG_62
AM18 VCC_AXG_63
AL18 VCC_AXG_64
AJ18 VCC_AXG_65
AH18 VCC_AXG_66
AG18 VCC_AXG_67
AE18 VCC_AXG_68
AD18 VCC_AXG_69
AC18 VCC_AXG_70
AA18 VCC_AXG_71
Y18 VCC_AXG_72
W18 VCC_AXG_73
U18 VCC_AXG_74
T18 VCC_AXG_75
R18 VCC_AXG_76
Q18 VCC_AXG_77
P18 VCC_AXG_78
O18 VCC_AXG_79
N18 VCC_AXG_80
M18 VCC_AXG_80

VCC SM POWER


VCC GFX NCTF

VCC GFX



VCC_AXG_NCTF_1 T32
VCC_AXG_NCTF_2 U31
VCC_AXG_NCTF_3 R31
VCC_AXG_NCTF_4 U29
VCC_AXG_NCTF_5 T29
VCC_AXG_NCTF_6 R29
VCC_AXG_NCTF_7 U28
VCC_AXG_NCTF_8 U27
VCC_AXG_NCTF_9 T27
VCC_AXG_NCTF_10 R27
VCC_AXG_NCTF_11 U25
VCC_AXG_NCTF_12 T25
VCC_AXG_NCTF_13 R25
VCC_AXG_NCTF_14 U24
VCC_AXG_NCTF_15 T22
VCC_AXG_NCTF_16 R22
VCC_AXG_NCTF_17 U21
VCC_AXG_NCTF_18 T21
VCC_AXG_NCTF_19 R21
VCC_AXG_NCTF_20 U19
VCC_AXG_NCTF_21 T19
VCC_AXG_NCTF_22 R19
VCC_AXG_NCTF_23 U19
VCC_AXG_NCTF_24 T19
VCC_AXG_NCTF_25 R19
VCC_AXG_NCTF_26 U19
VCC_AXG_NCTF_27 T19
VCC_AXG_NCTF_28 R19
VCC_AXG_NCTF_29 U19
VCC_AXG_NCTF_30 T19
VCC_AXG_NCTF_31 R19
VCC_AXG_NCTF_32 U19
VCC_AXG_NCTF_33 T19
VCC_AXG_NCTF_34 R19
VCC_AXG_NCTF_35 U19
VCC_AXG_NCTF_36 T19
VCC_AXG_NCTF_37 R19
VCC_AXG_NCTF_38 U19
VCC_AXG_NCTF_39 T19
VCC_AXG_NCTF_40 R19
VCC_AXG_NCTF_41 U19
VCC_AXG_NCTF_42 T19
VCC_AXG_NCTF_43 R19
VCC_AXG_NCTF_44 U19

VCC SM LF




VCC_SM_LF1 AU45
VCC_SM_LF2 BF52
VCC_SM_LF3 BB58
VCC_SM_LF4 BA19
VCC_SM_LF5 BE9
VCC_SM_LF6 AU9
VCC_SM_LF7 AL9



UMA 9.6A(GM45)
(Plane or shape)



Layout Note:
Inside GMCH cavity.



Close to GMCH
Layout Note:
370 mils from edge.

QUANTA COMPUTER

Title: **Cantiga SFF (VCC/NCTF)**


Size: **ZH17**

Date: **Tuesday, June 16, 2009**

Sheet: **8** of **31**

Rev: **1A**

Cantiga SFF - Power (CLG)






**QUANTA
COMPUTER**

Title: **Cantiga SFF (Power)**

Size	Document Number	Rev
	ZH7	1A

Date: Tuesday, June 16, 2009 Sheet 9 of 31

Cantiga SFF - GND (CLG)


**QUANTA
COMPUTER**

Title: **Cantiga SFF (GND)**


Size	Document Number	Rev
	ZH7	1A

Date: Tuesday, June 16, 2009 Sheet 10 of 31

RTC CRYSTAL




RESET JUMP



(Internal VRM enabled for VccSus1_05, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05)
 Low = Internal VR Disabled
 High = Internal VR Enabled(Default)



ICH_SATA_LED#
 0 PCIe Lane Reversed
 1 PCIe Straight(default)

ICH9M SFF - Host,SATA,HDA (CLG)




Place within 500mils of ICH9 ball

HD Audio Interface



RTC BATTERY (RTC)



South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD	
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.	
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU		
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK	ICH_TP3	HDA_SDOUT	Description
			0	0	RSVD
			0	1	Enter XOR Chain
1	0	Normal operation(Default)			
1	1	Set PCIe port config bit 1			

REV: B del. R282 , add T23
 REV: B del. R36 & R39 , add T24 & T25

QUANTA COMPUTER

Title: **ICH9M SFF (Host/SATA/HDA)**

Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 11 of 31

ICH9M SFF - USB/PCIE/DMI (CLG)


Place TX DC blocking caps close ICH9.




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD		
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	GNT2# T6		
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# T4		
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	SPI_MOSI T11		
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	Boot Location	GNT0# T2	
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	SPI_CS1# T10

PCI PULL-UP



USBOC# PULL-UP







QUANTA COMPUTER

File: **ICH9M SFF (USB/PCIE/DMI)**

Size: **ZH7** Document Number: **ZH7** Rev: **1A**


Date: Tuesday, June 16, 2009 Sheet 8 of 31


ICH9M SFF - PM/GPIO/SMB (CLG)



South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
PCBEEP	No Reboot	PWROK	0 = Default 1 = No Reboot mode	
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL T12






QUANTA COMPUTER

Title: **ICH9M SFF (PM/GPIO/SMB)**

Size	Document Number	Rev
	ZH7	1A

Date: Tuesday, June 16, 2009 Sheet 13 of 31

ICH9M SFF - Power/GND (CLG)



REV: B remove D7

U19E	U5
B4	VSS[001]
B7	VSS[002]
B10	VSS[003]
B13	VSS[004]
B16	VSS[005]
B19	VSS[006]
B22	VSS[007]
D2	VSS[008]
D4	VSS[009]
E5	VSS[010]
E7	VSS[011]
E9	VSS[012]
E11	VSS[013]
E13	VSS[014]
E15	VSS[015]
E17	VSS[016]
E19	VSS[017]
E21	VSS[018]
F24	VSS[019]
G4	VSS[020]
G6	VSS[021]
G10	VSS[022]
G13	VSS[023]
G16	VSS[024]
G19	VSS[025]
G21	VSS[026]
H10	VSS[027]
H12	VSS[028]
H18	VSS[029]
H23	VSS[030]
J5	VSS[031]
J8	VSS[032]
J10	VSS[033]
J11	VSS[034]
J12	VSS[035]
J13	VSS[036]
J15	VSS[037]
J21	VSS[038]
J22	VSS[039]
J25	VSS[040]
K2	VSS[041]
K9	VSS[042]
K10	VSS[043]
K11	VSS[044]
K12	VSS[045]
K13	VSS[046]
K15	VSS[047]
K17	VSS[048]
K23	VSS[049]
L5	VSS[050]
L9	VSS[051]
L10	VSS[052]
L16	VSS[053]
L17	VSS[054]
L21	VSS[055]
L22	VSS[056]
L25	VSS[057]
M2	VSS[058]
M10	VSS[059]
M12	VSS[060]
M13	VSS[061]
M14	VSS[062]
M16	VSS[063]
M17	VSS[064]
M23	VSS[065]
N2	VSS[066]
N9	VSS[067]
N10	VSS[068]
N12	VSS[069]
N13	VSS[070]
N14	VSS[071]
N16	VSS[072]
N17	VSS[073]
N21	VSS[074]
N22	VSS[075]
N25	VSS[076]
P9	VSS[077]
P10	VSS[078]
P12	VSS[079]
P13	VSS[080]
P14	VSS[081]
P16	VSS[082]
P17	VSS[083]
P23	VSS[084]
R5	VSS[085]
R7	VSS[086]
R8	VSS[087]
R9	VSS[088]
R10	VSS[089]
R16	VSS[090]
R17	VSS[091]
R19	VSS[092]
R21	VSS[093]
R22	VSS[094]
R25	VSS[095]
T2	VSS[096]
T8	VSS[097]
T10	VSS[098]
T11	VSS[099]
T12	VSS[100]
T13	VSS[101]
T16	VSS[102]
T18	VSS[103]
T19	VSS[104]
T23	VSS[105]
	VSS[106]

QUANTA COMPUTER

Title: ICH9M SFF (Power/GND)

Size: ZH7




Document Number: ZH7

Date: Tuesday, June 16, 2009

Sheet: 14 of 31

Rev: 1A

DDRII SO-DIMM (DDR)



- [7] M.A. DQ[63:0]
- [7] M.A. DM[7:0]
- [7] M.A. DQS[7:0]
- [7] M.A. DQS#[7:0]
- [7] M.A. A[14:0]






Reverse Type H: 5.2mm
SMBus address A0

QUANTA COMPUTER

Title: **DDRII SO-DIMM**

Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 15 of 31

DDRII SO-DIMM (DDR)









Standard Type H: 5.2mm


**QUANTA
COMPUTER**

Title: **DDRII SO-DIMM**

Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 16 of 31

Codec ALC269X (ADO)







QUANTA COMPUTER


Codec ALC269X

File	Rev
Size	1A
Document Number	
ZH7	
Date: Thursday, June 18, 2009	Sheet 17 of 31


EC WPCE775LA0DG (KBC)



ACER ID




SPI FLASH




SPI Flash Source	P/N
Winbond W25X16AVSSHC	AKEF8ZP0N01
MXIC MX25L1606AMC-15G	AKEF7FPWZ15
ROHM RS2516-100HIP	AKEF8ZV000
AMIC A25L016	AKEF8ZV0800


GREEN ADAPTER CIRCUIT



POWER SWITCH



HWPG




I/O ADDRESS SETTING

BADDR1-0	Index	Data
0 0		XOR TREE TEST MODE
0 1		CORE DEFINED
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS

BADDR0 = BADDR0 R212 10K_4
 BADDR1 = uR_SOUT_CR R213 10K_4
 SHBM = 3G_EN R240 10K_4

SM BUS PU



INTERNAL KEYBOARD STRIP SET







QUANTA COMPUTER

Title: **EC WPCE775LA0DG**









Size: Document Number **ZH7** Rev **1A**

Date: Friday, June 18, 2009 Sheet 18 of 31

Mini Card1-WLAN/WMAX(MPC)



Mini Card2-3G(MNC)




**QUANTA
COMPUTER**


Title: **MINI PCIE (WLAN/WMAX/3G)**

Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 19 of 31


MB USB (USB)




Remove R6、R7、L2







2.5" SATA HDD(HDD)



0.94A (80mils)



HOLE (EXC)




**QUANTA
COMPUTER**

Title: **USB/HDD/HOLE**


Size: Document Number **ZH7** Rev **1A**

Date: Friday, June 19, 2009 Sheet 20 of 31


Keyboard(KBC)



BuleTooth (BTM)



LED D/B (UIF)





擺放要靠近CN910


WLAN_LED#	C427	"220P/50V_4
3G_EC_LED#	C428	"220P/50V_4
BATLED0#	C429	"220P/50V_4
BATLED1#	C430	"220P/50V_4
KILL_SW_BT#	C431	"220P/50V_4
KILL_SW_WL#	C432	"220P/50V_4
KILL_SW_3G#	C433	"220P/50V_4
3G_MINI2_LED#	C434	"220P/50V_4

Check P/N footprint




Touch Pad D/B (TPD)



Card Reader/USB DB CONNECTER(MMC)/Power Connector



CRT D/B (UIF)




QUANTA COMPUTER

Title: **KB/BT/PR/TP/LAN/LED/CR Connects**


Size: **ZH7** Document Number: **1A**

Date: **Tuesday, June 16, 2009** Sheet: **21** of **31**


Backlight Control(LDS)




LED Panel(LDS)



LED Panel POWER SWITCH(LDS)




HDMI(HDM)




HDMI




PS8101 : AL008101000
PS8101T : AL008101001




Camera(CCD)



SDVO I2C Control






OCP : 4.3A


OCP : 4.5A

AO4932 Rds=15.8~19.6mOhm
 +5VPCU OCP:4.3A 400K
 $L(\text{ripple current}) = (19-5) * 5 / (3.3u * 400k * 19) \sim 2.791A$
 $I_{ocp} = 4.3 - (2.791/2) \sim 2.9045A$
 $V_{th} = 2.9045A * 19.6mOhm = 56.9282mV$
 $R(I_{lim}) = (56.9282mV * 10) / 5uA \sim 113.8K = 118K$


AO4932 Rds=15.8~19.6mOhm
 +3VPCU OCP:4.5A 500K
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (3.3u * 500k * 19) \sim 1.653A$
 $I_{ocp} = 4.5 - (1.653/2) \sim 3.6735A$
 $V_{th} = 3.6735A * 19.6mOhm = 72mV$
 $R(I_{lim}) = (72mV * 10) / 5uA \sim 144K = 143K$




0.94A



2.17A



0.825A





QUANTA COMPUTER

Title: **SYSTEM 5V/3V (RT8206B)**


Size: Document Number **ZH7** Rev **1A**

Date: Thursday, June 18, 2009 Sheet 24 of 30



			QUANTA COMPUTER	
			VCore (ISL6261A)	
Size	Document Number			Rev
	ZH7			1A
Date:	Tuesday, June 16, 2009	Sheet	25	of 30

DDR 1.8V(DCD)




$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO4710 $R_{dson}=11.7\sim 14.2m\Omega$
 $L(\text{ripple current}) = (19-1.8) \times 1.8 / (1\mu \times 400k \times 19) \sim 4.074A$
 $V_{th} = (10-2.037) \times 14.2m\Omega = 0.113V$
 $RILIM = 0.113 / 10\mu A = 11.3K$
 $(10\mu \times PR94) / R_{dson} + \Delta I / 2 = I_{ocp}$



Title		
DDR 1.8V (RT8207A)		
Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 26 of 30



$$R_{ds} * OCP = RILIM * 20\mu A$$

$$1V_{FB} \quad VOUT = (1 + R1/R2) * 0.75$$

$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

AOL1412 $R_{dson} = 4.6m\Omega$
OCP = 16 - 0.8A
L(ripple current)
 $= (19 - 1.05) * 1.05 / (1\mu * 272k * 19)$
 $\sim 3.646A$
 $4.6m * 12 = RILIM * 20\mu A$
RILIM = 2.76K --- 2.8K





QUANTA COMPUTER

Title: **VCCP 1.05V (RT8202A)**


Size: **ZH7** Document Number: **ZH7** Rev: **1A**

Date: Tuesday, June 16, 2009 Sheet: 27 of 30

Discharger/1.5V(DCD)



		QUANTA COMPUTER	
		Title Discharge/1.5V	
Size ZH7	Document Number ZH7		Rev 1A
Date: Tuesday, June 16, 2009		Sheet 28 of 30	1



Model	CHANGE LIST		MODEL	ZH7	
	REV			FROM	To
ZH7 MB	1A	FIRST RELEASED: (PCB:A)	X	1A	
	2B	<p>Page 2 : No Stuff R162 FOR EMI</p> <p>Page11 : Remove R282 ,R36 & R39</p> <p>Page11 : Change CN14 footprint.</p> <p>Page14 : Remove D7</p> <p>Page17 : Change Q15 frome 2N7002 to DTCL44EU for speaker funcation.</p> <p>Page17 :Stuff U15, R244 & R227 , No stuff L23 for audio noisy.</p> <p>Page18 : Add R324</p> <p>Page18 : Add R323</p> <p>Page19 : Add R325 and short to CN11.44 for 3G LED function</p> <p>Page19 : Remove 3G wake up funcation ,Remove R179 , R183 & U11</p> <p>Page20 : CN9 Change pin define.(CONN. reverse)</p> <p>Page 9 ,13 ,17 ,22 ,23 &25 : R116 ,R269 ,R74 ,R92 ,C330 ,C349 ,R211 ,R220 ,R231 ,R243 ,R248 &R317 Change to short pad</p> <p>Page 18 : D5 ,D20 & D13 Change footprint.</p> <p>Page 29 : FL9 Change footprint.</p> <p>Page 3 : R142 Change footprint.</p> <p>Page 25 : PU10 Change footprint.</p> <p>Page 11 : CN14 Change footprint.</p> <p>Page 21 : CN4 Change footprint.</p>	1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
3C	<p>Page 17 ,20 ,21 & 22 : R186 ,R187 ,R188 ,R189 ,R241 ,R196 ,R315 ,R20 & R316 Change to short pad</p> <p>Page 18 : Add R321 for ESD(Vedor suggest)</p> <p>Page 18 : D21 connect to HWP_GFX</p> <p>Page 18 : D29 replace by R323.</p> <p>Page 20 : DEL R6 ,R7 & L2</p> <p>Page 21 : CN2 connect to 3G_MINI2_LED meet customer request. and add C430 for EMI</p> <p>Page 22 : CN3.21 Change to floating</p> <p>Page 25 : page25 Delete PCL127;PCL128 10uf/25V_1206 and add PCL164 100uF/25V 6x5.7</p> <p>Page 27 : Add PCL163 100uF/25V 6x5.7</p> <p>Page 28 : Add R323 and R327</p>	1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		1A	2A		
		2A	2B		
		2A	2B		
		2A	2B		
		2A	2B		
2A	2B				
2A	2B				
2A	2B				
2A	2B				
2A	2B				
2B	3A				
2B	3A				
2B	3A				
2B	3A				
2B	3A				
2B	3A				
1D					

EC GPIO Setting

Pin Name	Net Name	Setting	Description
GPI01	ACIN	GPI	EC Detect AC Adapter State
GPI03	NBSWON#	GPI	Pwr switch in
GPI04/AD5		GPI	No used
GPI05/AD4		GPI	No used
GPI06	LID#	GPI	Reserved for Lid function
GPI07	SUSB#	GPI	S.B sleep S3 pin
GPI010/LPCFD#		GPI	No used
GPI011/CLKRUN#	CLKRUN#	O	Clock Run
GPI012/PSDA13	KILL_SW_BTN#	GPI	Detect hole tooth enable/disable
GPI013/C_PWM	PWRLED#	GPI	Power on LED drive
GPI014/TB1	FANSIG	GPI	To detect FAN speed
GPI015/A_PWM	CONTRAST	O	EC PWM for Panel Brightness
GPI016/CIRTX		GPI	No used
GPI017/SC1	MBCLK	O	SMBus Clock for M/B
GPI020/T3		GPI	No used
GPI021/B_PWM	NUMLED#	O	Number Lock LED drive
GPI022/SDA1	MBDATA	I/O	SMBus Data for M/B
GPI023/SC13	3ND_MBCLK	O	SMBus Clock for acer ID flash
GPI024/LDRQ#	EC_FPBACK#	GPO	Panel back light control
GPI025/PSCLK3	MAINON	GPO	Turn On/Off main power
GPI026/PSCLK1		GPO	No used
GPI027/PSDA12	BT_POWERON#	GPO	Turn On/Off hulk tooth power
GPI030/CIRTX2		GPI	No used
GPI031/SDA3	3ND_MBDATA	I/O	SMBus Data for acer ID flash
GPI032/D_PWM	BATLED0#	GPO	Battery status LED drive
GPI033/H_PWM	BATLED1#	GPO	Battery status LED drive
GPI034/CIRRX1		GPI	No used
GPI035/PSDAT1	TPDATA	O	PS/2 data for touch pad
GPI036/TB3	VRON	GPO	Turn On/Off CPLI Power
GPI037/PSCLK1	TPCLK	O	PS/2 clock for touch pad
GPI040/F_PWM	SUSLED	GPO	S3 state LED drive
GPI042/TCK	3G_WAKE_2	GPI	3G wake up
GPI043/TMS	AMP_MUTE#	GPO	Turn On/Off Audio Amplifier
GPI044/TD1		GPI	No used
GPI045/E_PWM	CPUFAN#	O	EC PWM for Fan Module
GPI046/cirrxm/strst#	3G_WAKE_1	GPI	3G wake up
GPI047/SC14		GPI	No used
GPI050/TDO	D/C#	GPO	Battery charge / discharge control
GPI051/TA3	SS_ON	GPO	Turn On/Off SS Power plane
GPI052/cirt2/trd#	PCIE_WAKE#_EC	GPI	No used
GPI053/SDA4	EC_SC1#	O	EC SCI
GPI054/E_CSCF	ECDB_CLOCK	GPI	No used
GPI055/CLKOUT	ECDB_CLOCK	GPI	No used
GPI056/TA1		GPI	No used
GPI057/KBSOUT17	KILL_SW_WL#	GPI	Detect mini card 1 (WLAN) enable/disable
GPI060/KBSOUT16	KILL_SW_3G#	GPI	Detect mini card 2 (3G) enable/disable
GPI061/KBSOUT15	MY15	O	Keyboard scan output
GPI062/KBSOUT14	MY14	O	Keyboard scan output
GPI063/KBSOUT13	MY13	O	Keyboard scan output
GPI064/KBSOUT12	MY12	O	Keyboard scan output
GPI065/SM1#	EC_SMI#	O	EC SMI
GPI066/G_PWM	CAPSLD#	O	Caps Lock LED drive
GPI067/PWUREQ	USB_EN#	GPO	USB power enable/disable
GPI070/IRRX2_IRSL0	SUSC#	GPI	S.B sleep S4 pin
GPI071/IRTX/SOUT2	PWROK_EC	GPO	System Power Good for PCI Reset
GPI072/IRRX/SIN2	EC_RSMRST#	GPO	S.B Resume Power Reset
GPI073/SC12	2ND_MBCLK	O	SMBus Clock for CPU thermal
GPI074/SDA2	2ND_MBDATA	I/O	SMBus Data for CPU thermal
GPI075/SPI_SCK	PCI_RESET	GPO	PLT RST# enable/disable for mini card 2
GPI076/SPI_DOSEHB	PCI_EN	GPO	Mini card 2 (3G) enable/disable
GPI077/SPI_DI	CRT_SENSE#	GPI	To detect CRT
GPI081	DNBSWON#	GPO	S.B Power button Event
GPI082/TRIS#		GPI	No used
GPI083/SOUT_CR/BADDR1	nR_SOUT_CR	GPI	No used (Address Setting)
GPI084/BADDR0	BADDR0	GPI	No used (Address Setting)
GPI087/CIRRRXMSIN_CR	RF_EN	GPO	Mini card 1 (WLAN) enable/disable
GPI090/AD0	TEMP_MBAT	I	EC detect battery state
GPI091/AD1		GPI	No used
GPI092/AD2	TPD_TRIP	GPI	No used
GPI093/AD3	ICMNT	I	EC detect system current in AC mode
GPI094/AD0		GPI	No used
GPI095/DA1		GPI	No used
GPI096/DA2		GPI	No used
GPI097/DA3		GPI	No used

ICHM GPIO Setting

Pin Name	Power	ICHM Default	Net Name	Description	Setting	Internal PU/PD	External PU/PD
GPI00/PM5VSYNC#	Core	GPI	PM_SYNC#	Power Management Sync	O		
GPI01	Core	GPI	EC_SMI#	EC SMI	GPI		PU 10KΩ to +3V
GPI02/PIROE#	Core	GPI	INTF#	No used	GPI		PU 10KΩ to +3V
GPI03/PIROF#	Core	GPI	INTF#	No used	GPI		PU 10KΩ to +3V
GPI04/PIROG#	Core	GPI	INTG#	No used	GPI		PU 10KΩ to +3V
GPI05/PIROH#	Core	GPI	INTH#	No used	GPI		PU 10KΩ to +3V
GPI06	Core	GPI	LID#_ICH	Lid function	GPI		PU 10KΩ to +3V
GPI07	Core	GPI	No used	No used	GPI		PU 10KΩ to +3V
GPI08	SS	GPI	EC_SC1#	EC SCI interrupt	GPI		PU 10KΩ to +3V SS
GPI09/WOL_EN	Native	GPI	ICH_GPI09	No used	GPI		PU 10KΩ to +3V SS
GPI010/SUS_PWR_ACK	SS	GPI	ICH_GPI010	No used	GPI		PU 10KΩ to +3V SS
GPI011/SMBALERT#	SS	Native	ICH_GPI011	No used	GPI		PU 10KΩ to +3V SS
GPI012/LAN_PHY_PWR_CTRL	SS	GPO	ICH_GPI012	No used	GPI		PU 10KΩ to +3V SS
GPI013	SS	GPI	ICH_GPI013	No used	GPI		PU 10KΩ to +3V SS
GPI014/AAC_PRESENT	SS	GPI	ICH_GPI014	No used	GPI		PU 10KΩ to +3V SS
GPI015/STP_PCIF	SS	Native	PM_STPCPU#	Stop PCI Clock	O		
GPI016/DPRSLPVR	Core	Native	DPRSLPVR	Deeper Sleep-Voltage Regulator	O	PD 20KΩ	
GPI017	Core	GPI	BORAD_ID0	M/B ID Setting	GPI		PU or PD 10KΩ
GPI018	Core	GPO	BORAD_ID1	M/B ID Setting	GPI		PU or PD 10KΩ
GPI019/SATA1GP	Core	GPI	ICH_GPI019	No used	GPI		PU 10KΩ to +3V
GPI020	Core	GPO	No used	No used	GPO	PD 20KΩ	
GPI021/SATA0GP	Core	GPI	BORAD_ID2	M/B ID Setting	GPI		PU or PD 10KΩ
GPI022/SCKLOC	Core	GPI	BORAD_ID3	M/B ID Setting	GPI		PU or PD 10KΩ
GPI023/LDRQ1#	Core	Native	No used	No used	GPI	PU 20KΩ	
GPI024/MEM/LED	SS	GPO	No used	No used	GPO		
GPI025/STP_CPU#	SS	Native	PM_STPCPU#	Stop CPU Clock	O		
GPI026/S4_STATE#	SS	Native	No used	No used	GPO		
GPI027	SS	GPO	No used	No used	GPO		
GPI028	SS	GPO	No used	No used	GPO		
GPI029/OC5#	SS	Native	USBOC5#	No used	GPI		PU 10KΩ to +3V SS
GPI030/OC6#	SS	Native	USBOC6#	No used	GPI		PU 10KΩ to +3V SS
GPI031/OC7#	SS	Native	USBOC7#	No used	GPI		PU 10KΩ to +3V SS
GPI032/CLKRUN#	Core	GPO	CLKRUN#	PCI Clock Run	I		PU 8.2KΩ to +3V
GPI033/HDA DOCK_EN#	Core	GPO	No used	No used	GPO	PU 20KΩ	
GPI034/HDA DOCK_RST#	Core	GPO	No used	No used	GPO		
GPI035/SATACLKREQ#	Core	GPO	CLKREQ#_SATA	SATA Clock Request	O		PU 10KΩ to +3V
GPI036/SATA4GP	Core	GPI	ICH_GPI036	No used	GPI		PU 10KΩ to +3V
GPI037/SATA5GP	Core	GPI	ICH_GPI037	No used	GPI		PU 10KΩ to +3V
GPI038/SLOAD	Core	GPI	ICH_GPI038	No used	GPI		PU 10KΩ to GND
GPI039/SDATAOUT0	Core	GPI	No used	No used	GPI		PU 10KΩ to +3V
GPI040/OC1#	SS	Native	USBOC1#	No used	GPI		PU 10KΩ to +3V SS
GPI041/OC2#	SS	Native	USBOC2#	No used	GPI		PU 10KΩ to +3V SS
GPI042/OC3#	SS	Native	USBOC3#	No used	GPI		PU 10KΩ to +3V SS
GPI043/OC4#	SS	Native	USBOC4#	No used	GPI		PU 10KΩ to +3V SS
GPI044/OC8#	SS	Native	USBOC8#	No used	GPI		PU 10KΩ to +3V SS
GPI045/OC9#	SS	Native	USBOC9#	No used	GPI		PU 10KΩ to +3V SS
GPI046/OC10#	SS	Native	USBOC10#	No used	GPI		PU 10KΩ to +3V SS
GPI047/OC11#	SS	Native	USBOC11#	No used	GPI		PU 10KΩ to +3V SS
GPI048/SDATAOUT1	Core	GPI	No used	No used	GPI		PU 10KΩ to +3V
GPI049	Core	GPO	DMI_TERM_SEL	No used	GPO	PU 20KΩ	
GPI050/REQ1#	Core	Native	REQ1#	No used	GPI		PU 10KΩ to +3V
GPI051/GNT1#	Core	Native	No used	No used	GPI	PU 20KΩ	
GPI052/REQ2#	Core	Native	REQ2#	No used	GPI		PU 10KΩ to +3V
GPI053/GNT2#	Core	Native	No used	No used	GPI	PU 20KΩ	
GPI054/REQ3#	Core	Native	REQ3#	No used	GPI		PU 10KΩ to +3V
GPI055/GNT3#	Core	Native	No used	No used	GPI	PU 20KΩ	
GPI056	SS	GPI	ICH_GPI056	No used	GPI		PU 10KΩ to +3V SS
GPI057	SS	GPI	ICH_GPI057	No used	GPI		PU 100KΩ to GND
GPI058/SPI_CS1#	SS	GPI	SPI_CS1#	No used	GPI	PU 20KΩ	
GPI059/OC0#	SS	Native	USBOC0#	No used	GPI		PU 10KΩ to +3V SS
GPI060/LINKALERT#	SS	Native	ICH_GPI060	No used	GPI		PU 10KΩ to +3V SS

CK505 Clock Setting Table

Differential CPU Clock			
Pin Name	Pin	Net Name	Description
CPU_0	61	CLK_CPU_BCLK	
CPU_0#	60	CLK_CPU_BCLK#	Differential CPU clock
CPU_1	58	CLK_MCH_BCLK	
CPU_1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock			
Pin Name	Pin	Net Name	Description
SRC0/DO196	20	DREFCLK	
SRC0/DO196#	21	DREFCLK#	96MHz DOT clock for NB GS45
LCDCLK/27M	24	DREFSSCLK	
LCDCLK#/27M_SS	25	DREFSSCLK#	Clock output for NB GS45 graphic controller
SRC2	28	PECLK_SATA	
SRC2#	29	PECLK_SATA#	Differential Serial Reference Clock for SB ICH9M SATA
SRC3/CR#_C	31	PECLK_ICH	
SRC3/CR#_D	32	PECLK_ICH#	Differential Serial Reference Clock for SB ICH9M
SRC4	34	PECLK_LAN	
SRC4#	35	PECLK_LAN#	Differential Serial Reference Clock for on board LAN
SRC6	48	PECLK_MINI2	
SRC6#	47	PECLK_MINI2#	Differential Serial Reference Clock for Mini Card 2
SRC7/CR#_F	51	No use	No use
SRC7/CR#_E	50	CLKREQ#_MINI2	Clock Request for Mini Card 2 (SRC6)
SRC8/CPU_TTP	54		No use
SRC8#CPU_TTP#	53		No use
SRC9	37	PECLK_MINI	
SRC9#	38	PECLK_MINI#	Differential Serial Reference Clock for MINI CARD 1
SRC10	41	PECLK_3GPL#	
SRC10#	42	PECLK_3GPL#	Differential Serial Reference Clock for NB GS45
SRC11/CR#_H	40	CLKREQ#_MCH	Clock Request for NB GS45 (SRC10)
SRC11/CR#_G	39	CLKREQ#_MINI	Clock Request for Mini Card 1 (SRC9)

PCI Clock			
Pin Name	Pin	Net Name	Description
PC10/CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PC11/CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PC12	11	PCLK_DEBUG	PCI clock for debug card
PC13	12		No use
PC14	13	PCLK_EC	PCI clock for EC
PC15	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock			
Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
		CLK48_CARD	48MHz for USB Card Reader
REF	5	CLK14_ICH	14.318MHz for SB ICH9M

Clock Request Table			
CLKREQ#	MAPPING	Control	
	0	1	
CR#_A	SRC0	SRC2	SATA
CR#_B	LCDCLK	SRC4	LAN
CR#_C	SRC2	SRC4	LAN
CR#_D	LCDCLK	SRC4	N/A
CR#_E		SRC6	MINI2
CR#_F		SRC8	N/A
CR#_G		SRC9	MINI1
CR#_H		SRC10	MCH



QUANTA COMPUTER

Title: **Schematic Setting**

Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 31 of 31

www.s-manuals.com